Full-timeTech & engineering· Posted 4 Jul

ASIC Design Engineer

HPFrom company site

Salary

Not stated by the company

When

Full-time hours

Where

Singapore

Apply on company site

How well do you match? Check in 10 seconds →

Free with a WorkJio account: we compare your profile with this job and show what you already meet.

Share with a friend

Start: Not stated
Work mode: On-site
Experience: Some experience

About the role

A motivated ASIC Design Engineer is needed to help develop digital ASIC components for printing systems. You will join a team of experienced engineers and take part in design implementation, verification and system integration. This role suits an engineer with a VLSI or digital design background who enjoys hands-on silicon work.

What you'll do

Design and develop functional blocks and subsystems of digital ASICs, from specification through RTL implementation, verification, silicon validation and qualification
Support silicon validation and debug work under the guidance of senior engineers
Work with cross-functional teams on specifications, design reviews and clear technical documentation
Suggest ideas for future ASIC design improvements and innovation
Build understanding of Inkjet and LaserJet print architecture and data path needs to support ASIC design and integration

Know someone for this? Share it

WhatsApp Telegram Facebook LinkedIn

Support FPGA or software-based prototyping of ASIC designs for pre-silicon and post-silicon firmware development and system verification

Help improve design methodology and tool automation to raise engineering efficiency and design quality

Good to know

Full-time schedule with no shift premium
Travel is about 25%
No relocation provided

Requirements

BS or MS in Electrical Engineering, Computer Engineering or a related field, focused on VLSI or digital design
At least 3 years of ASIC or SoC design experience
Familiar with the digital ASIC/SoC design flow from RTL development through silicon characterization
Familiar with Synopsys and Cadence EDA tools for simulation, synthesis, static timing analysis, formal verification and assertion-based verification
Proficient in Verilog/SystemVerilog and familiar with scripting or programming languages such as Python, Perl, C or C++
Familiar with version control and collaborative workflows using tools such as Git or GitHub

Apply on the company website

You will leave WorkJio. Never pay a fee or share your Singpass password, OTP or bank log-ins to apply.

Open application

Listed from HP’s own careers page and not yet verified by WorkJio. You apply on the company’s site. See all their roles.

Is this your company? Roles that show a salary rank higher on WorkJio. Claim or remove this listing

ASIC Design Engineer

About the role

What you'll do

Good to know

Requirements

More jobs like this

Head, Infrastructure Delivery

Development Manager - DLT

Associate Engineer (Lab Tech)

Associate Director (AI Platform Engineering)

Systems Engineer (CBDS/HPC)

Senior Scientist, Autonomous Systems & Robotics, ARTC